Abstract-A low-power 1.2 V 6-bit 1-GS/s time-interleaved pipeline ADC designed in 130 nm CMOS is described. It is based on a new 2-channel 1.5-bit MDAC that performs openloop residue amplification using a shared amplifier employing local-feedback. Time mismatches between channels are highly attenuated, simply by using two passive front-end Sample-andHold circuits, with dedicated switch-linearization control circuits, driven by a single clock phase. Simulated results of the ADC achieve 5.35-bit ENOB, with 20 mW and without requiring any gain control/calibration scheme.
I. INTRODUCTION
Wireless short range connectivity with high data rate capabilities, is and will be one of major driven technology for the consumer electronics mass market. Wireless (USB) and Ultra Wideband (UWB) Bluetooth are examples of such technologies since they start from an installed base in the billions of ports. Software radio UWB receiver implementation has numerous potential benefits ranging from low-cost and ease-of-design to flexibility. However such approach implies analogue-to-digital converters (ADCs) capable of sampling rates in order of GS/s, which constitutes a technical challenge when using a low-cost pure digital CMOS technology.
Parallel pipeline ADCs have been used to achieve medium resolutions at very high sampling rates [1, 2] . Also sharing some common blocks between two or more parallel ADCs, in a time-interleaved fashion can reduce the total power. The closed-loop multiply-by-two residue amplifiers usually integrated in the pipeline ADCs can be replaced by open-loop amplifiers [3, 4] , reducing global size and power. However, it becomes mandatory to employ either digital gain-calibration [3] or employ replica circuits for implementing global-gain control techniques [4] . This work presents a 1.2 V 20 mW 6-bit 1GS/s 2-channel pipeline ADC designed in a 1.2 V, 130nm 1P-8M CMOS technology. In each pipelined stage, the open-loop residue amplification is carried-out by using a shared amplifier between channels. This amplifier employs local-feedback in order to achieve constant closed-loop gain against ProcessSupply-Temperature (PVT) variations and thus, avoiding the need of any digital self-calibration or gain-control techniques. Time skews between the 2 channels are highly reduced, by using two passive front-end Sample-and-Hold (S/H) circuits, with dedicated switch-linearization control (SLC) circuits [5] , driven by a single clock phase [6] . Simulations reach a peak SNDR of 34 dB, a SFDR of 47 dB, a THD of -43 dB and 5.35-bit ENOB, for a power dissipation of 20 mW which corresponds to an energy efficiency better than 0.5 pJ per conversion. Moreover, all pipelined stages are made equal and no scaling is used which highly simplifies the layout effort.
In Section II the architecture of the ADC, the timing and the required circuits for clock-phase generation are presented. In Section III the basic building-blocks of the ADC are described namely, the S/H, the open-loop 1.5-bit multiplying-DAC (1.5-bit MDAC) residue amplifiers and the comparator used in the 1.5-bit flash quantizers (1.5-bit FQ). Simulated FFT results and the dynamic performance of the ADC are provided in Section IV, and the main achieved results are finally summarized in Section V where the conclusions are drawn.
II. ARCHITECTURE DESCRIPTION AND TIMING
Using two interleaved pipelined ADCs in parallel, the sampling rate is doubled. In Fig. 1 , a block diagram the architecture of the overall 2-channel ADC is shown. Basically, the fully-differential structure of each pipeline ADC comprises a passive front-end sample-and-hold (S/H), followed by a cascade of four 1.5-bit stages and by a 2-bit flash quantizer at the end of the signal path. Each 1.5-bit stage comprises a 1.5-bit MDAC and a 1.5-bit quantizer. The 10 output bits provided by the 5 quantizers are then digitally synchronized and a net resolution (N) of 6 bits is available at the output after applying synchronization and standard digital correction (summing all five 2-bit words with 1-bit overlap). Each 1.5-bit MDAC block operates at 500 MS/s in order to relax the speed requirements of the amplifiers by a factor of 2. Since MDACs of the same stage, but of different channel, operate in opposite phases, they are able to share the same amplifier. Four equal sized amplifiers are, therefore, shared between channels, namely A1 to A4. The 1.5-b quantizers FQ11 and FQ12, adjacent to the lower pipeline perform quantizations at 500 MHz. The other four 1.5-b quantizers namely, FQ2, FQ3, FQ4 and FQ5, operate at 1 GHz, since they are also shared between stages in order to reduce area. Finally, at the output, a digital multiplexer operating at full speed is used in order to provide the 6-bit digital output at a 1 GS/s clock rate. (5) H(7) S (7) H(9) S (9) H(11) S (11) RA (1) S (1) RA (3) S (3) RA (5) S (5) RA (7) S (7) RA(9) S (9) S (11) MDAC 11
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H ( The control and timing signals are shown in Fig. 2 . The single-phase technique described in [6] is used and, hence, only one clock phase is used, φ 1 , and it complementary version, φ 1n . These complementary phases are used to drive the two S/H blocks and all 1.5-bit MDACs. Front-end quantizers FQ11 and FQ12 (operating at 500 MHz) are controlled by clock signals φ F1 and φ F1n and, the remaining quantizers (operating at 1 GHz) are driven by phases φ F and φ Fn . In order to let the amplifiers to settle in a complete 2 ns time-slot, the quantization of all 1.5-bit flash ADCs is done in the middle of the sampling-phase of the 1.5-bit MDACs of the same stage. Finally, an auxiliary clock signal φ aux , used to cancel the time-skew errors between the two channels, is also displayed.
All clock-phase signals are obtained from a 1 GHz master clock, clk, as depicted in Fig. 3 . No non-overlapping clock-phase generators are used. The first D Flip-Flop (D-FF) is used to lower the frequency and obtain the 500 MHz, φ 1 and φ 1n , complementary phases. Using φ 1 and φ 1n , and the master clock the 90º phase-shift phases, φ F and φ Fn , to drive quantizers FQ2 to FQ5 are generated. Thought a second D-FF, phases φ F1 and φ F1n are produced to drive quantizers FQ12 and FQ11, respectively. Finally, auxiliary phase φ aux is generated as shown in Fig. 3 using a simple OR gate. All phases are properly buffered using digital buffers with the driving capability sized according to the load. 
III. DESIGN OF THE BASIC BUILDING-BLOCKS
A. The 1.5-bit MDAC Instead of using a closed-loop amplifier with high gain, as usually employed in the conventional schemes, it is used an open-loop amplifier in the MDAC stages [3, 4] . As illustrated in Fig. 4 , the input voltage, v ip , is sampled into C Sp (nominally set to 0.3 pF due to KT/C noise constraints) during phase φ 1n . During φ 1 , the sampled signal is amplified by a gain of 2, and the output amplified residue is produced according to The proposed amplifier structure based on local feedback is shown in Fig. 5 . It is based on a two-stage amplifier (M 2 and M 5 devices) with no inverting feedback [7] . Transistor M 2 acts as a source follower, copying the input signal in p to the resistor node. In the second stage, the transistor M 5 delivers the output voltage, v op , and current. The input transistor is PMOS type with bulk shorted to its source to reduce body effect, and devices M 1 , M 3 and M 4 operate as current sources. The bias circuit, not shown, provides the required bias voltages V BP and V BN . The gain is approximately equal to 1+R 2 /R 1 , but the capacitive attenuation due to parasitics at the input (gate of M 2 ) reduces it. The sampling capacitor, C Sp , together with the input parasitic capacitance defines a trade-off between linearity, speed and power dissipation. The overall voltage gain can be adjusted varying the value of R 1 . The values of 315 and 500 , respectively for R 1 and R 2 , are chosen. Input and output stages are biased with 100 µA and 500 µA, respectively. To avoid accumulation in the common-mode errors by cascading several pipeline stages, a common-mode feedback circuit (CMFB), is employed. It senses the two output voltages, compares their level with V CM and adjusts the output common-mode voltage thought node V CMFB .
Switches connected to the MDAC input signals are implemented with a CMOS asymmetrical transmission-gates (ATG) employing simple bulk-switching in the PMOS device. Dummy switches (half-sized) are used to minimize signal dependent charge injection. The remaining switches are implemented using single NMOS or PMOS transistors.
B. The Passive front-end Sample-and-hold circuits
The two front-end fully-differential S/H circuits are based on a passive structure comprising two 4 pF sampling capacitors and two ATGs (per each S/H). Each ATG switch is driven by a dedicated switch linearization control (SLC) circuit, described in detail in [5] . The complete schematic of the SLC circuit, is shown in Fig. 6(a) . The main transistors M 1 and M 2 form the CMOS switch, and are respectively sized with aspect ratios of 20/0.12 and 80/0.12. Their controlled gate voltages are function of the input voltage, v in , resulting in very highly linear switch without having any reliability problems [5] . Note that the fact of connecting the MDAC sampling capacitors, C S , charged with the input signal of the previous sample to the passive S/H, C SH , only causes a low-pass filtering function of the type )))
Since C SH is made, at least, one order of magnitude larger than C S , the attenuation at Nyquist frequency is below 1dB. At DC there is no attenuation. As long as the critical parasitic capacitances at the inputs of the amplifier of the MDAC are kept small, the distortion will be negligible at 6-bit level. It is known the clock signals, in this case φ 1 and φ 1n , might not have the same width, originating a sampling time error. This time-skew error [8, 9] , produce in the output data spectrum of two interleaved structures, a frequency function of the input signal frequency, F in , and function of half the sampling frequency, F S , i.e. at F in +F S /2. Fig. 7(a) shows the simulated FFT spectrum of the output of the 6-bit ADC, without mismatch error cancellation, when a 415 MHz fullscale input signal is applied together with an intentionally set time-mismatch of 150 ps. The tone appears as a mirrored image of the main frequency, with centre at F S /4. Using the same auxiliary clock signal, φ aux , and two NAND gates, the original clock signals, φ 1 and φ 1n , can be converted into synchronized signals, φ 1s and φ 1ns , according to the circuit shown in Fig. 6 (b) . A second synchronized pair is also obtained (complementary versions, φ 1sn and φ 1nsn ) by this simple circuit. These signals are then used for locally and accurately control the gate voltages of the main CMOS sampling CMOS switch (M 1 , M 2 ), acting through the SLC auxiliary transistors, M 3 , M 4 , M 5 and M 6 , as displayed in Fig.  6 (a) . The switches of the first S/H block, instead of sampling during phase φ 1 , are sampling during φ 1s .
Likewise, the CMOS input sampling switch of the second S/H block, samples during φ 1ns . When this technique is applied, there is an efficient cancellation of the time-skew effect, as shown in Fig. 7 (b) where the same time mismatch of 150 ps and the same input signal frequency are used.
C. The Flash Quantizer
Each 1.5-bit quantizer consists of 2 comparators followed by a thermometer-to-binary digital encoder and by an X, Y, Z encoder. Each comparator comprises an input switchedcapacitor divider network to define the threshold level, followed by an ordinary dynamic preamplifier/positivefeedback latch. This comparator was optimized using exhaustive Monte-Carlo simulations in order to achieve lowoffset, reduced kickback noise, high mean-time to failure, and low-power dissipation at the desired speed of operation.
IV. SIMULATION RESULTS The 1.2 V, 6-bit, 1 GS/s 2-channel pipeline ADC was fully designed and simulated at transistor level in a 130nm 1P-8M CMOS technology. In order to simplify the layout effort, all pipelined stages are equally sized, i.e. no scaling is applied to the 1.5-bit MDACs. A scaling-down approach would optimize further the overall power. A peak SNR of 34.6 dB is obtained through analytical calculations when 4 pF and 0.3 pF unit capacitors are used respectively in the S/Hs and 1.5-bit MDACs. Simulations show a THD of -43 dB, a SFDR of 47 dB, and a peak SNDR larger than 34 dB corresponding to an ENOB better than 5.35 bits. The Gain error/time-skew spur is 50 dB below the signal. Due to the single-phase scheme used, the highest harmonics are HD5 and HD11 rather than HD3.
The circuit dissipates less than 20 mW (11 mW analog and 9 mW digital) with 1.2 V and at 1 GS/s, corresponding to an energy efficiency better than 0.5 pJ. When comparing the energy efficiency with the state-of-the-art of lowresolution pipeline ADCs employing open-loop residue amplification [4] (ENOB=5.3 bits, Fs=800 MS/s, Power=105 mW), this work exhibits an improvement (based on simulation results) of a factor higher than 6.6. Furthermore, no calibration scheme is required.
V. CONCLUSIONS
A low-power 1.2 V 6-bit 1-GS/s time-interleaved pipeline ADC designed in 130 nm CMOS was described. It is based on a new 2-channel 1.5-bit MDAC that performs open-loop residue amplification using a shared amplifier employing local-feedback. Time mismatches between channels are highly attenuated, simply by using two passive front-end S/H circuits, with dedicated SLC circuits, driven by a single clock phase. Simulated results of the ADC achieve 5.35-bit ENOB, with less than 20 mW and without requiring any gain control/calibration scheme.
